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Abstract—Generalized Predictive Control (GPC) offers a
method of designing digital compensators directly in the discrete-
time domain. In this paper, an automatic design process based
on the optimization of a few GPC parameters is presented. The
application to DC-DC converters offers real benefits because of its
clearly defined design process, time-domain performance criteria,
simple tuning technique and guarantee of stability. For practical
applications, the guarantee of stability may not be sufficient,
certain performance criteria must also be achieved. In this design
process, a performance index is used in the optimization routine
to quantify specific performance objectives. A novel performance
index is presented which weights performance and robustness for
a more optimized compensator design. For illustration purposes
an optimal GPC compensator is designed and tested for a buck
converter. The resulting compensator is critically assessed in
simulation and validated with experimental hardware.
I. INTRODUCTION
Digital control law design will become more and more
prominent in DC-DC power converters in future years. To
date, there are several different design methods documented
in the literature [1], [2]. However, some of these designs are
not implementable in practice generally due to the number
of control law calculations necessary per switching cycle.
As a result, most of the DC-DC power converters on the
market today still implement standard but computationally
efficient PID compensators. These types of compensators are,
in general, not optimized for specific plant models and spec-
ified performance criteria. Furthermore, the design methods
generally use time-consuming and inefficient manual iteration
techniques to determine the compensator coefficients.
Recent trends show that semiconductor companies are pro-
viding automatic design interfaces to ease the change from
analogue to digital systems. However, these systems use
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Figure 1. Digital control loop
standard compensator design methods, which are usually based
in the frequency domain.
In this paper, a new automatic Generalized Predictive Con-
trol (GPC) compensator design approach is outlined. This
method is a direct digital design approach that automatically
designs optimal compensators for specific plant models. A key
characteristic of this approach is that the digital compensator
guarantees stability and optimizes system response for a given
DC-DC converter plant model.
This GPC design process follows a standard compensator
design process
1) selection of the converter model
2) selection of the specific design criteria
3) automatic design of the compensator
4) evaluation of the results
The design process only requires the user to provide the actual
converter plant model parameters and specific performance
criteria, such as settling time requirements. In this paper,
a new performance index is presented that is based on the
“error area” of the system response and incorporates robust-
ness quantified by the phase margin. Using this performance
index for the GPC algorithm, an optimized and robust linear
compensator can be calculated offline. This is achieved by
the selection of an optimal set of values for specific GPC
design parameters in order to design a suitable compensator.
The selection of these parameter values is a function of
a specified performance index. A method that provides a
physical perspective regarding the selection of the optimal set
of GPC parameters for a certain performance index is detailed.
This paper is outlined as follows: an overview of GPC is
given in the next section. A full and detailed description of
the automatic GPC design process is given in section III. The
following section provides a worked example for a typical DC-
DC converter plant model where the GPC algorithm is used
to design a compensator for specific performance criteria. The
system response for the compensators is evaluated, compared
with a standard PID-compensator and validated with experi-
mental data. This is followed by concluding remarks and an
outline of future work.
II. GENERALIZED PREDICTIVE CONTROL – GPC
This paper utilizes Generalized Predictive Control (GPC)
to design control laws for DC-DC converters. In contrast to
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Figure 2. Basic principles of GPC.
other design methods (which are often based in the frequency-
domain), GPC is a time-domain approach. The basic concept
is shown in Fig. 2. The algorithm predicts the future output
values of the system at each step n using a reference plant
model P ∗(z) over the prediction horizons Ny and Nu. The
optimal sequence of input values ∆u is then calculated based
upon the predicted output values by optimizing/minimizing a
given cost-function.
The GPC cost function is based on time-domain criteria and
therefore has the ability to optimize the transient response. A
typical cost function is given in (1). It is based on the sum
of the squares of the error e between the reference value r
and the predicted output value y and the sum of the predicted
control actions ∆u weighted with λ.
min J =
Ny∑
i=0
‖rk+i − yk+i‖22 + λ
Nu∑
i=0
‖∆uk+i‖22 (1)
To ensure that the computed input value is optimal, the
GPC optimization process has to be executed at every step k.
Because the optimization of the cost function can be very
computationally intensive, real-time computation of GPC has
only been used to date in applications with relatively large
time constants. As DC-DC converters can be modelled as
linear systems [3], it is not necessary to solve the optimization
online; therefore GPC algorithms can be utilized offline. In this
case, the cost-function can be solved analytically producing a
fixed linear control law automatically that can be implemented
online.
The three GPC design parameters Nu, Ny and λ determine
the compensator coefficients and therefore the closed-loop
performance. Their selection is one of the key steps in a GPC
design method. A method now follows which translates these
abstract parameters into real-life design criteria.
The overall design method is illustrated in Fig. 3. The design
engineer inputs real-life design criteria, such as settling time or
overshoot. Through an automated process of GPC design and
iteration of the GPC design parameters (Ny, Nu, λ), optimal
compensator coefficients are returned.
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Figure 3. GPC design process
III. PROPOSED DESIGN METHOD
The proposed design method is now detailed and is quan-
tified into three fundamental steps: the selection of a suitable
plant model, the selection of an appropriate performance index
and the selection of suitable GPC design parameters necessary
to design an optimized and robust compensator.
A. Prediction Model
One major decision during the design process is the choice
of the reference plant model used to determine the compen-
sator. Several different suitable DC-DC converter models are
proposed in literature, e.g. [2], [4], [5]. The transfer function
used in the paper is a standard discretized continuous-time
transfer function which is based on the averaging of the two
switching states of a DC-DC converter over a switching cy-
cle, [3]. For obvious reasons, the discretization is generally not
performed analytically but instead is calculated numerically
using software tools, e.g. Matlab.
In general, the output current can be introduced in different
ways into the model, either as a load resistance, RLoad, or as a
current source, IOut. To date, a load resistance is used in most
converter transfer function representations. In any case, both
parameters are fixed. In this paper, the authors use a separate
transfer function, GIout,V, to dynamically represent the output
current, similar to that outlined in [6]. The continuous-time
transfer function from load current to output voltage response
is given by
GIout,V(s) = −RCLC · s
2 + (L+RLRCC) · s+RL
LC · s2 + (RC +RL)C · s+ 1 (2)
with the power train components C, L, RC and RL. For
the GPC algorithm presented, this function is discretized
numerically. The resulting configuration is illustrated in Fig. 4
where the duty cycle, d, is the control output. The current
input, IOut, is not controllable and is viewed as a disturbance.
To ensure steady-state accuracy, integral action is highly
recommended. As GPC design is based on an incremental pro-
cess, integral action has to be added into the system explicitly.
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Figure 4. Transfer function model.
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Figure 5. GPC control loop configuration.
Fig. 5 illustrates how this integral action is incorporated into
the design process. As shown, a separate discrete integrator is
added into the control loop and for the GPC design process it
is considered as part of the plant model. In the implementation
of the control law, this integrator is incorporated into the final
compensator.
Additionally, the saturation of the control signal is not
factored into the linear transfer function representation. Phys-
ically, the duty cycle of a buck converter is limited between
0 (off) and 1 (on), whereas the duty cycle in the transfer
function representation can have any arbitrary value. As a
result, in theory, highly tuned and very “fast” compensators
with high gains can be designed. However, such compensators
are highly sensitive to component variation and will experience
saturation of the duty cycle, which are highly undesirable
properties in a practical design. The physical restrictions can
be taken into account in two different ways: either the duty
cycle is saturated by the model or the design algorithm has
to ensure that applied output values from the compensator do
not exceed these limitations. In contrast, the GPC cost function
weights the control action through the parameter λ and avoids
saturation.
B. The performance index
In order to find the optimal GPC parameter set, additional
design criteria (performance indices) are required. Taking
a specific performance index into consideration, the GPC
parameters are then optimized as a function of the performance
index. A performance index can represent any arbitrary design
criteria, but it should represent the design perspectives defined
by the application. The only necessary condition for the
performance index is convexity; a necessary requirement for
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any optimization algorithm.
The selection of a performance index is crucial to any
optimization process. In particular for DC-DC converters, dis-
turbance rejection is considered more important than tracking.
It is for this reason that the following performance indices
discussed in this paper are calculated for load transients
instead reference voltage steps. Since the compensators will
be optimized for load changes, appropriate pre-filters should
be chosen for reference changes. Additionally, integral action
is required as tracking errors cannot be tolerated. Examples
of possible performance indices include the settling time for a
reference step, the settling time for a load step, the maximum
over-/undershoot for a load transient among others. The merits
and drawback of each are now briefly discussed.
The settling time is the time (number of samples in the
digital domain) until the output voltage remains in a defined
tolerance band. However, the minimization of the settling time
tends to lead to highly tuned compensators which are not very
robust.
The maximum deviation for the reference signal can also be
chosen. This criteria does not represent the performance for
all designs, as the maximum deviation of the output voltage
response for fast compensators is defined by the power stage
components. This can be further explained with the “critical
bandwidth” or “critical inductance” design methods detailed
in [7], [8]. The best transient performance for a load step and
with it the smallest deviation, can be achieved by saturating
the duty cycle. All compensators with bandwidths higher than
a critical bandwidth fo,c saturate the duty cycle and result in
the same deviation. This deviation does not give any further
information about the compensators performance.
Linear design criteria like phase-margin and cross-over
frequency can be used as performance indices. However, they
are not convex by nature and have to be transformed into a
convex function first. This can be done with the selection of a
“target” value ϕT beforehand (Fig. 7). Instead of minimizing
log(λ)ϕT
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Figure 7. Phase margin and phase margin index vs. λ
the phase margin ϕ, a performance index Jϕ is used. This
performance index calculates the difference between the given
phase margin ϕ and the target value ϕT. The closer the phase
margin is to its target value, the better the performance is rated.
For example, this can be done with
Jϕ = |ϕ− ϕt| , (3)
where the result can be seen in Fig. 7. (For illustration
purposes, Jϕ is shifted slightly to the lower right.) However,
this performance index requires a preselection of the desired
phase margin and is therefore not suitable for an automated
design process.
The RMS of the difference between the output voltage and
the reference signal can be used, resulting in an increased
weighting of the larger deviations. As previously outlined, the
maximum deviation depends on the power stage and should
not be overweighted.
The error area, the area between the output voltage and
the reference signal, proves a better choice as it weights
all errors equally. The absolute value of the area prevents
the cancellation of positive/negative areas (as in the case of
sinusoidal oscillations) which will lead to ambiguous costs.
In Fig. 8, a signal with damped oscillation is illustrated. The
areas above the reference value (dashed) will cancel the areas
below, resulting in an area smaller than desired. If the absolute
of the areas is used, the cancellation can be prevented and the
costs represent the actual performance.
In this paper, the error area is chosen as the performance
index. As the signal is discrete, the error area can be easily
calculated as the sum of the absolute difference between the
output voltage, VOut, and the reference voltage, Vref. This is
developed further with the introduction of a robustness metric,
Jϕ, added to the chosen error area. For this scheme, the
robustness is quantified by the phase margin of the system,
where a phase margin of 20◦ corresponds to a robustness index
of Jϕ = 1 which is considered not very robust. An upper limit
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Figure 8. Cancellation of error area
for robustness is represented by Jϕ = 0 which corresponds to
a phase margin of 100◦ but other limits may be chosen. The
complete expression is given by
Jperformance = w Jϕ +
∫
|VOut − Vref| dt (4)
The ratio between of two terms is weighted by w which is
a design parameter and is chosen in advance. From simulation
and experimental test, a recommended range for w in (4) is
between 0.5 and 2.0. To emphasize the influence of w, Fig. 9
shows a selection of closed-loop step responses for different
compensators designed using the GPC algorithm for various
weightings in the range w = [0.5, 2]. A higher value of w
results in a more robust and therefore “slower” compensators
evident from the larger settling times shown in Fig. 9. It should
be noted and observed from the systems responses in Fig. 9
that different values of w can return identical compensators.
However, it should be noted that these values of w lie within
subranges of the overall range.
C. Parameter Optimization
With reference to (1) and Fig. 2, the GPC optimization
parameters include the output prediction horizon, Ny, the
control horizon, Nu and the weight, λ, of the control action.
The influence of these parameters on the resulting compen-
sator is detailed in the literature, e.g. [9]. These parameters
contribute to the performance index Jperformance, which is
optimized to satisfy the chosen performance criteria. It should
be reiterated that the optimal values are a function of the
chosen performance index. Several different multi-parametric
optimization algorithms are available which are capable of
solving three degrees of freedom optimization problems. The
drawback with such algorithms is the computational burden
required to determine the optimal set. One reason for this is
that the GPC parameters in the problem description (1) are
not orthogonal to each other, which makes the optimization
problem significantly more difficult to solve.
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Figure 9. Influence of the weighting on the step response
This paper offers a new method where dimensional mapping
is used for typical ranges for the GPC parameters. This idea
was first presented in [10] and is developed here. The basis
of this approach is the assignment of appropriate ranges for
the three optimization parameters. Based on experience and
simulation, candidate ranges for each parameter are chosen to
significantly reduce the search space. A well designed system
will typically assign a value for Ny in the range of 50 to 150
sampling periods. Suitable ranges for the control horizon, Nu,
and the control weight, λ, are generally between 2 and 5
sampling periods and 10−3 and 103 respectively. A key point is
that values for the prediction horizon, Ny, within this range are
considered “large” enough to ensure that closed-loop stability
is guaranteed [11].
With typical ranges chosen, a profile for a specific perfor-
mance index can be mapped and assessed. Based on these
mappings, the search space can be reduced significantly by
selecting fixed values for one or two out of the three GPC
parameters without a degeneration of the results. An example
of typical profile for a specific performance index, where Ny
is constant, is shown in Fig. 10. This figure illustrates how
this type of dimensional mapping provides a more physical
insight to the problem definition. This allows the selection of
the remaining two variables to be easily chosen for a specific
performance index. This is simply a point on the graph. As
shown in [10], setting two of the GPC optimisation parameters
results in a convex 2-D plot ensuring the selection of a suitable
value of the final parameter is a trivial process.
IV. RESULTS
As an illustrative example, a dual-phase buck converter with
a switching frequency of 300 kHz, L = 680 nH, C = 1.5 mF,
RC = 1.75 mΩ is chosen. The corresponding duty-cycle-to-
voltage transfer function, Gdc,V (z), is
Gdc,V (z) =
0.03677 z − 0.02336
z2 − 1.921 z + 0.9243 . (5)
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Figure 10. Performance index as a function of Nu and λ (Ny = 50).
With reference to (4), a value of 5 was chosen for Nu
and a weight of w = 1 is deemed an adequate choice for
this example. With these values, a global minimum is found
by searching the corresponding 3-D dimensional mapping in
Fig. 11,
min Jperformance(Ny, λ) |Nu=Const,w=Const . (6)
This profile shows the relationship between the performance
index Jperformance versus the two remaining GPC design pa-
rameters Ny and λ. For illustration purposes the performance
index is limited to 2.
For this design, the point (λ,Ny) = (59.95, 123) was cho-
sen and an optimized robust compensator was automatically
designed using the GPC algorithm. This optimum point corre-
sponds to a phase margin of 72 ◦. The resulting compensator
designed for the plant model is
N(z)
D(z)
= 16.03
z (z2 − 1.90 z + 0.900)
(z − 1)(z + 0.617)(z − 0.400) ,
with its pole-zero-map shown in Fig. 12. The incorporation of
integral action yields a third-order compensator. The ability of
GPC to predict over a longer horizon results in a higher order
denominator compared to standard loop-shaping, resulting in
improved transient response. The negative pole boosts the
phase for higher frequencies, resulting in a higher phase
margin.
Fig. 13 compares the load step response for a 30 A load
step between simulation and experimental data acquired from
a prototype demonstrator. The similarity between the responses
completes the validation process for this example and further
demonstrates the potential of this algorithm for automated
direct digital design. For comparison a simulated PID response
is also shown. It is clear from these responses that the GPC
optimization algorithm detailed in this paper produces superior
results.
V. CONCLUSIONS
Generalized Predictive Control (GPC) offers real benefits
in DC-DC conversion, because of its clearly defined design
process, time-domain performance criteria, simple tuning tech-
nique and guarantee of stability. With the choice of a suitable
performance index and the selection of a few GPC configu-
ration parameters based on this index, the method presented
can generate a stable and highly optimized compensator for
any given plant model. The search for the optimal GPC
parameter set can also be considerably simplified with the
use of dimensional maps profiling the relationship between
the parameters. It is shown that this method can be further
developed for practical designs with the introduction of a
robustness metric. This GPC algorithm was demonstrated
using a typical discrete DC-DC converter plant model. An
optimal and robust compensator was designed and tested in
simulation and verified using an experimental demonstrator
board. Research is ongoing to further develop this design
method.
ACKNOWLEDGMENT
This work is partly funded by the Irish Research Council for
Science, Engineering and Technology: funded by the National
Development Plan.
REFERENCES
[1] A. Peterchev and S. Sanders, “Design of ceramic-capacitor vrm’s with
estimated load current feedforward,” in Power Electronics Specialists
Conference, 2004. PESC 04. 2004 IEEE 35th Annual, vol. 6, 5 2004,
pp. 4325–4332.
[2] A. Soto, P. Alou, J. Oliver, J. Cobos, and J. Uceda, “Optimum control
design of pwm-buck topologies to minimize output impedance,” in
Applied Power Electronics Conference and Exposition, 2002. APEC
2002. Seventeenth Annual IEEE, vol. 1, 3 2002, pp. 426–432.
[3] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics
(Second Edition). Springer, 2001.
[4] R. D. Middlebrook and S. Cuk, “A general unified approach to
modelling switching-converter power stages,” in Power Electronics
Specialists Conference, Cleveland, Ohio, June 8-10, 1976, Record.
(A77-40951 19-33) New York, Institute of Electrical and Electronics
Engineers, Inc., 1976, p. 18-34., 1976, pp. 18–34.
[5] D. Maksimovic and R. Zane, “Small-signal discrete-time modeling
of digitally controlled dc-dc converters,” in Computers in Power
Electronics, 2006. COMPEL ’06. IEEE Workshops on, 2006, pp.
231–235.
[6] K. Yao, K. Lee, M. Xu, and F. Lee, “Optimal design of the active
droop control method for the transient response,” in Applied Power
Electronics Conference and Exposition, 2003. APEC ’03. Eighteenth
Annual IEEE, vol. 2, 2 2003, pp. 718–723.
[7] K. Yao, Y. Ren, and F. Lee, “Critical bandwidth for the load transient
response of voltage regulator modules,” IEEE Trans. Power Electron.,
vol. 19, no. 6, pp. 1454–1461, 11 2004.
[8] P.-L. Wong, F. Lee, P. Xu, and K. Yao, “Critical inductance in voltage
regulator modules,” IEEE Trans. Power Electron., vol. 17, no. 4, pp.
485–492, 7 2002.
[9] J. M. Maciejowski, Predictive Control with Constraints. Prentice Hall;
1st edition, 2002.
[10] S. Effler, A. Kelly, M. Halton, and K. Rinne, “Generalized predictive
control applied to dc-dc converters,” in Proceedings of Power Conversion
Intelligent Motion 2008, 2008.
[11] J. Rossiter, Model-Based Predictive Control: A Practical Approach,
J. Rossiter, Ed. CRC Press Inc (27 Jun 2003), 2003.
0
20
40
60
80
100
120
140
160
180
−3
−2
−1
0
1
2
3
0.5
1
1.5
2
Ny
log10(lambda)
In
de
x 
Ar
ea
 L
oa
d
Figure 11. Performance index as a function of Ny and λ (Nu = 5).
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Figure 12. Pole-zero-map of the resulting system
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Figure 13. Output voltage response for a 30 A load step
